

A Hardware/Software Platform for Real-time Ethernet Cluster Simulation in OMNeT++

Oleg Karfich Florian Bartols Till Steinbach
Franz Korf Thomas C. Schmidt

Hamburg University of Applied Sciences
{oleg.karfich, florian.bartols, till.steinbach, korf, schmidt}@informatik.haw-hamburg.de

6th International OMNeT++ Workshop
5 March 2013, Cannes




Hochschule für Angewandte
Wissenschaften Hamburg
Hamburg University of Applied Sciences



SPONSORED BY THE


Federal Ministry
of Education
and Research

- Software simulation is established during design and reconfiguration phases
- Cluster simulation is useful during integration and setup phases
- Environments for cluster simulation need generally expensive real-time hardware platforms



- Real SUT connected via communication interface
- Cluster simulator simulates not available parts

- Extension to standard switched Ethernet
- Provides three traffic classes:
 - 1** Time-triggered (TT)
highest priority, time-triggered, cyclic, requires synchronised time
 - 2** Rate-constrained (RC)
event-triggered, bandwidth-based
 - 3** Best-effort (BE)
lowest priority, standard Ethernet



Measurement Results

Latency



Real-time Ethernet
Cluster Simulation in
OMNeT++

O. Karfich

Introduction &
Motivation


Background

Architecture

Measurement Results

Latency
Jitter

Outlook



■ Latency is 186.4µs for minimal sized frames



Measurement Results

Jitter



Real-time Ethernet
Cluster Simulation in
OMNeT++

O. Karfich

Introduction &
Motivation

Background


Architecture

Measurement Results

Latency

Jitter

Outlook



■ Using off-the-shelf hardware results in a higher jitter



- Replacing the microcontroller by a specialised NIC
 - Dedicated hardware time stamping unit
 - Higher bandwidth
- Multicore parallelisation of the simulation model
- Analysing different Linux real-time approaches



Thank you for your attention!

- Website of CoRE research group:
<http://www.haw-hamburg.de/core>

SPONSORED BY THE



Federal Ministry
of Education
and Research